Home
Welcome
Information


FPGA projects
Basic
Music box
LED displays
Pong game
R/C servos
Text LCD module
Quadrature decoder
PWM and one-bit DAC
Debouncer
Crossing clock domains
External contributions

Interfaces
RS-232
JTAG
I2C
EPP
SPI
PCI
PCI Express
10BASE-T

Advanced
Digital oscilloscope
Graphic LCD panel
Direct Digital Synthesis
CNC steppers
Spoc CPU core

Hands-on
A simple oscilloscope


FPGA introduction
What are FPGAs?
How FPGAs work
Internal RAM
FPGA pins
Clocks and global lines
Download cables
Configuration
Learn more

FPGA software
Design software
Pin assignment
Design-entry/HDL
Simulation/HDL
Synthesis and P&R

FPGA electronic
SMD technology
Crystals and oscillators

HDL info
HDL tutorials
Verilog tips
VHDL tips

Quick-start guides
ISE
Quartus

Site
News
FPGA links
HDL tutorials
Forum


10BASE-T using MAC and PHY chips

Making a connection to an Ethernet network usually requires the use of a "MAC" and "PHY" chips (for "media-access controller" and "physical-Layer Interface"). The MAC connects to the PHY using a standard "MII" bus (Medium Independent Interface), so different MACs and PHY can communicate together.

The project on this site doesn't use a MAC/MII/PHY but try instead to provide the minimum MAC/PHY functionality required for Ethernet inside the FPGA.

The MAC functionality is easy to emulate in an FPGA. The PHY provides many services that can be easily implemented in an FPGA (serialization/Manchester encoding...). It also provides some analog filtering ("wave-shaping"), since the Ethernet specification calls for specific wave shapes on the output. See chapter 14.3 from the IEEE 802.3-200 standard. A transformer usually follows the PHY (for electrical isolation).

Links






This page was last updated on February 07 2004.