Home
Welcome
Information


FPGA projects
Basic
Music box
LED displays
Pong game
R/C servos
Text LCD module
Quadrature decoder
PWM and one-bit DAC
Debouncer
Crossing clock domains
External contributions

Interfaces
RS-232
JTAG
I2C
EPP
SPI
PCI
PCI Express
10BASE-T

Advanced
Digital oscilloscope
Graphic LCD panel
Direct Digital Synthesis
CNC steppers
Spoc CPU core

Hands-on
A simple oscilloscope


FPGA introduction
What are FPGAs?
How FPGAs work
Internal RAM
FPGA pins
Clocks and global lines
Download cables
Configuration
Learn more

FPGA software
Design software
Pin assignment
Design-entry/HDL
Simulation/HDL
Synthesis and P&R

FPGA electronic
SMD technology
Crystals and oscillators

HDL info
HDL tutorials
Verilog tips
VHDL tips

Quick-start guides
ISE
Quartus

Site
News
FPGA links
HDL tutorials
Forum


FPGA pins

FPGAs tend to have lots of pins...
Dedicated and user pins

FPGA pins fall into 2 categories: "dedicated pins" and "user pins".

About 20% to 30% of the pins of an FPGA are "dedicated pins", which means that they are hard-coded to a specific function.
The dedicated pins fall into the 3 following sub-categories.

The rest are user pins (called "IOs", or "I/Os", or "user I/Os", or "user IOs", or "IO pins", or ... you get the idea). IO stands for "input-output".

An FPGA has many VCCIO pins, usually all connected to the same voltage. But new generations of FPGAs have a concept of "user IO banks". The IOs are split into groups, each having its own VCCIO voltage. That allows using the FPGA as a voltage translator device, useful for example if one part of your board works with 3.3V logic, and another with 2.5V.

FPGA power

FPGAs usually require two voltages to operate: a "core voltage" and an "IO voltage". Each voltage is provided through separate power pins.

The internal voltage is named "VCC" for Xilinx and "VCCINT" for Altera.
The IO voltage is named "VCCO" for Xilinx and "VCCIO" for Altera.



>>> NEXT: Clocks and Global lines >>>



This page was last updated on July 05 2009.