Home
Welcome
Information


FPGA projects - Basic
Music box
LED displays
Pong game
R/C servos
Text LCD module
Quadrature decoder
PWM and one-bit DAC
Debouncer
Crossing clock domains
The art of counting
External contributions

Interfaces
RS-232
JTAG
I2C
EPP
SPI
PCI
PCI Express
Ethernet
HDMI
SDRAM

Advanced
Digital oscilloscope
Graphic LCD panel
Direct Digital Synthesis
CNC steppers
Spoc CPU core

Hands-on
A simple oscilloscope


FPGA introduction
What are FPGAs?
How FPGAs work
Internal RAM
FPGA pins
Clocks and global lines
Download cables
Configuration
Learn more

FPGA software
Design software
Design-entry
Simulation
Pin assignment
Synthesis and P&R

FPGA electronic
SMD technology
Crystals and oscillators

HDL info
HDL tutorials
Verilog tips
VHDL tips

Quick-start guides
ISE
Quartus-II

Site
FPGA links
HDL tutorials
Forum


FPGA synthesis and place-and-route

The FPGA software major task, in addition to facilitate design-entry, is to synthesize and place-and-route your design. What does this mean?

Synthesis

Synthesis takes your design (HDL or schematic) and creates a flat netlist out of it.

A netlist is just that, a "list of nets", connecting gates or flip-flops together. Flat means the netlist doesn't have a hierarchy; it's one big file with all the nets in it (but the net names might still reflect the hierarchy of your original design).

Synthesis can be done by the FPGA vendor's (free or non-free) software, but can also be done by third-party (non-free) software like Synplify Pro. Doing the synthesis using a third-party software usually yields better-optimized netlists (put more and/or faster logic into your FPGAs).

Place-and-route

Place-and-route (P&R) describes several processes where the netlist elements are physically places and mapped to the FPGA physical resources, to create a file that can be downloaded in the FPGA chip.

P&R can take a few seconds for a small FPGA, or a few hours for a big one.

P&R is always done by the FPGA software from the FPGA vendor, because FPGA vendors do not publish enough information about the internals of their devices to allow any other company to create P&R software. I guess other companies could try to reverse-engineer the information, but for now, you'll have no choice but to use the FPGA vendor software for P&R.

After synthesis and P&R, you have a binary file that is ready to be "downloaded" into the FPGA.






This page was last updated on May 21 2013.