fpga4fun.com Forum Index fpga4fun.com
where FPGAs are fun
 
 FAQFAQ   SearchSearch   MemberlistMemberlist   UsergroupsUsergroups   RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

Verification technique for VHDL designs

 
Post new topic   Reply to topic    fpga4fun.com Forum Index -> Advertisement
View previous topic :: View next topic  
Author Message
sarathtm



Joined: 19 Jun 2010
Posts: 3
PostPosted: Sat Jun 19, 2010 10:16 pm    Post subject: Verification technique for VHDL designs Reply with quote
Is there any verification technique which is very efficient and faster which can do the functional verification and makes designers work better?
Back to top
View user's profile Send private message
Display posts from previous:   
Post new topic   Reply to topic    fpga4fun.com Forum Index -> Advertisement All times are GMT
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum


Powered by phpBB © 2001, 2005 phpBB Group