Hi, I am getting following timings of my design. i dont know exactly how to set clock low and high time by using following information. Please help me regarding this.
Minimum period: 31.540ns (Maximum Frequency: 31.706MHz)
Minimum input arrival time before clock: 5.326ns
Maximum output required time after clock: 13.804ns
Maximum combinational path delay: 11.719ns